EC302 — Digital System Design

Semester III • 3L:0T:0P • 3 Credits

Module 3 Exam Notes: Logic Families, Memories, PLDs & Data Converters

CGEC | B.Tech ECE (2023–27) | *Biraj Sarkar*

Contents

1 Digital Logic Families and Performance Metrics **2**
1.1 Key Performance Metrics of Digital ICs 2
1.2 TTL (Transistor-Transistor Logic) 2
1.3 ECL (Emitter-Coupled Logic) 3
1.4 CMOS Logic Family 4

2 Semiconductor Memories **5**
2.1 Random Access Memory: SRAM vs. DRAM 5
2.2 Read-Only Memories (ROM) and Flash Memory 6

3 Programmable Logic Devices (PLDs) and FPGAs **7**
3.1 Classification of Simple PLDs (SPLDs) 7
3.2 Complex Programmable Logic Devices (CPLD) 8
3.3 Field Programmable Gate Arrays (FPGA) 8

4 Digital-to-Analog Converters (DAC) **9**
4.1 DAC Specifications 9
4.2 Binary-Weighted Resistor DAC 9
4.3 R-$2R$ Ladder DAC 10

5 Analog-to-Digital Converters (ADC) **11**
5.1 Quantization Error and ADC Dynamic Range 11
5.2 Flash (Simultaneous / Parallel) ADC 11
5.3 Successive Approximation Register (SAR) ADC 11
5.4 Dual-Slope Integrating ADC 12

6 Sample and Hold (S/H) Circuit **13**
6.1 Circuit Topology and Modes of Operation 13
6.2 Key Dynamic Performance Parameters 13

1. Digital Logic Families and Performance Metrics

Digital Integrated Circuits (ICs) are fabricated using distinct semiconductor device technologies categorized into bipolar and metal-oxide-semiconductor (MOS) technologies.

1.1 Key Performance Metrics of Digital ICs

Core Figures of Merit for Logic Families

- **Propagation Delay (t_{pd}):** The finite time required for a signal to transition through a gate from input to output, defined as the average of low-to-high (t_{PLH}) and high-to-low (t_{PHL}) transition times measured at the 50% amplitude points:

$$t_{pd} = \frac{t_{PLH} + t_{PHL}}{2} \tag{1}$$

- **Power Dissipation (P_D):** The electrical power supplied by the DC source to the gate:

$$P_D = I_{CC(\text{avg})} \times V_{CC} = \left(\frac{I_{CCH} + I_{CCL}}{2} \right) \times V_{CC} \tag{2}$$

- **Power-Delay Product (PDP):** The fundamental figure of merit reflecting the speed-power trade-off (expressed in Joules or picojoules, pJ):

$$\text{PDP} = P_D \times t_{pd} \tag{3}$$

  A smaller PDP denotes a superior, highly efficient logic family.

- **Noise Margins (NM_H, NM_L):** The maximum spurious noise voltage amplitude that can be superimposed on an input logic signal without corrupting the recognized output state:

$$\text{High-State Noise Margin:} \quad NM_H = V_{OH(\text{min})} - V_{IH(\text{min})} \tag{4}$$

$$\text{Low-State Noise Margin:} \quad NM_L = V_{IL(\text{max})} - V_{OL(\text{max})} \tag{5}$$

- **Fan-Out (N):** The maximum number of standard load inputs of the same family that a gate output can reliably drive without degrading logic levels:

$$N = \min \left(\left\lfloor \frac{I_{OH(\text{max})}}{I_{IH(\text{max})}} \right\rfloor, \left\lfloor \frac{I_{OL(\text{max})}}{I_{IL(\text{max})}} \right\rfloor \right) \tag{6}$$

- **Fan-In:** The total number of independent physical input lines available on a logic gate.

1.2 TTL (Transistor-Transistor Logic)

TTL uses saturated BJT switches operating at a nominal supply voltage of $V_{CC} = 5.0$ V.

- **Multi-Emitter Input BJT (Q_1):** Serves as the input AND gate. When any input is LOW

© Biraj

(0.2 V), Q_1 conducts heavily, draining base current away from the phase splitter (Q_2), forcing Q_2 and output pull-down (Q_4) to turn OFF.

- **Phase Splitter Transistor (Q_2):** Produces complementary collector and emitter voltages to drive the push-pull output stage.
- **Totem-Pole Output Stage:** Consists of an active pull-up BJT (Q_3), series protection diode (D_1), and pull-down BJT (Q_4).
  - *Advantage:* Provides active low output impedance during both transitions ($0 \to 1$ and $1 \to 0$), rapidly charging and discharging parasitic capacitive loads.
  - *Critical Rule:* **Totem-pole outputs must NEVER be tied together directly in a wire-AND configuration.** If one gate output attempts to pull HIGH while another pulls LOW, a destructive direct low-resistance short-circuit path from V_{CC} to ground occurs, causing excessive current spikes and thermal destruction.
- **Open-Collector (OC) TTL:** Omits internal pull-up transistor Q_3 and diode D_1, leaving the collector of Q_4 floating.
  - An external pull-up resistor R_P tied to V_{CC} is required.
  - Permits **Wired-AND** logic: Multiple OC collectors can be tied together to a single node. The node is HIGH only if all connected gates turn OFF their pull-down transistors.
  - **Pull-Up Resistor Calculation:**

$$R_{P(\text{max})} = \frac{V_{CC} - V_{OH(\text{min})}}{n \cdot I_{OH(\text{leak})} + N \cdot I_{IH(\text{max})}} \tag{7}$$

$$R_{P(\text{min})} = \frac{V_{CC} - V_{OL(\text{max})}}{I_{OL(\text{max})} - N \cdot I_{IL(\text{max})}} \tag{8}$$

- **Tri-State Logic (TSL):** Features three distinct electrical output states: Logic HIGH, Logic LOW, and **High-Impedance (Hi-Z)**. When the gate is disabled, both totem-pole transistors are simultaneously turned OFF, electrically isolating the node from the shared bus.

1.3 ECL (Emitter-Coupled Logic)

ECL operates on a **non-saturating BJT current-steering** differential pair.

- **Non-Saturating Operation:** Transistors operate strictly in the active and cutoff regions. By preventing BJTs from entering deep saturation, the base minority carrier storage time (t_s) is completely eliminated.
- **Speed:** Fastest bipolar family ($t_{pd} \leq 1$ ns).
- **Power Supply:** Operates with a negative supply voltage ($V_{EE} = -5.2$ V, collector ground $V_{CC} = 0$ V) to protect noise immunity against power supply surges.
- **Complementary Outputs:** Provides true OR and NOR outputs simultaneously.
- **Disadvantages:** Extremely high continuous static power dissipation ($P_D \approx$ 25–40 mW/gate); very small noise margins ($NM \approx 0.2$–0.25 V).

© Biraj

1.4 CMOS Logic Family

CMOS (Complementary Metal-Oxide-Semiconductor) circuits combine complementary pairs of enhancement-mode PMOS and NMOS transistors.

- **Structure:** Pull-Up Network (PUN) composed of PMOS transistors connected to V_{DD}, and Pull-Down Network (PDN) composed of NMOS transistors connected to V_{SS} (GND). For any valid input combination, exactly one network conducts while the other remains completely OFF.
- **CMOS Inverter VTC:** Features five regions:
  - *Region A* ($V_{in} < V_{tn}$)*:* NMOS OFF, PMOS linear ($V_{out} = V_{DD}$).
  - *Region B* ($V_{tn} \leq V_{in} < V_{th}$)*:* NMOS saturated, PMOS linear.
  - *Region C* ($V_{in} = V_{th}$)*:* Both NMOS and PMOS in saturation (steepest transition).
  - *Region D* ($V_{th} < V_{in} \leq V_{DD} - |V_{tp}|$)*:* NMOS linear, PMOS saturated.
  - *Region E* ($V_{in} > V_{DD} - |V_{tp}|$)*:* NMOS linear, PMOS OFF ($V_{out} = 0$ V).
- **Transistor Sizing:** Because electron mobility is higher than hole mobility ($\mu_n \approx 2.5\mu_p$), the PMOS width must be designed approximately 2.5 times wider than the NMOS width:

$$\left(\frac{W}{L}\right)_p \approx 2.5 \left(\frac{W}{L}\right)_n \implies V_{th} = \frac{V_{DD}}{2} \tag{9}$$

- **Power Dissipation in CMOS:**
  - *Static Power:* Negligible leakage current ($I_{\text{leak}} \times V_{DD} \approx$ nW).
  - *Dynamic Power:* Dominates during high-frequency switching when charging/discharging load capacitance C_L:

$$P_{\text{dyn}} = \alpha \cdot C_L \cdot V_{DD}^2 \cdot f \tag{10}$$

    where α is the switching activity factor ($0 \leq \alpha \leq 1$), and f is clock frequency.
- **CMOS Transmission Gate (TG):** A parallel combination of NMOS and PMOS controlled by complementary gating signals ($C, \overline{C}$). Passes the entire voltage range from 0 to V_{DD} without suffering threshold voltage drops ($V_{tn}, |V_{tp}|$).

Parameter	Standard TTL (74xx)	Schottky TTL (74S)	ECL (10K)	CMOS (74HC)
Device Type	Bipolar (saturated)	Bipolar (Schottky clamped)	Bipolar (non-saturated)	MOSFET (CMOS)
Supply Voltage (V_{CC})	$+5.0$ V $\pm$ 5%	$+5.0$ V $\pm$ 5%	-5.2 V	$+2.0$ V to $+6.0$ V
Propagation Delay (t_{pd})	10 ns	3 ns	1 ns (Fastest)	8 ns (at 5 V)
Power Dissipation (P_D)	10 mW/gate	19 mW/gate	25–40 mW/gate	10 nW (Static)

© Biraj

Parameter (contd.)	Standard TTL (74xx)	Schottky TTL (74S)	ECL (10K)	CMOS (74HC)
Power-Delay Product	100 pJ	57 pJ	25–40 pJ	< 1 pJ (Lowest)
Noise Margin (NM)	0.4 V	0.3 V	0.2–0.25 V	0.3–$0.45 \times V_{DD}$ (High)
Fan-Out	10	10	25	> 50 (Static limit ∞)

2. Semiconductor Memories

Semiconductor memories are organized as arrays of $2^k \times m$ bits, where k is the number of address lines (2^k addressable memory words) and m is the data word length.

2.1 Random Access Memory: SRAM vs. DRAM

- **SRAM (Static RAM):**
  - **Cell Structure:** Consists of a **6-Transistor (6T) CMOS cell**. Two cross-coupled CMOS inverters form a bi-stable latch storing true (Q) and complementary ($\overline{Q}$) nodes, accessed via two NMOS pass transistors activated by the Word Line (WL).
  - **Operation:** When WL $= 1$, access transistors connect storage nodes to Bit Lines (BL and $\overline{BL}$). Sensed by high-speed differential sense amplifiers.
  - **Characteristics:** Fast access times (1–10 ns), no periodic refresh required, retained as long as DC power is present.
  - **Drawback:** Requires 6 transistors per bit cell; low packaging density, high silicon area, expensive. Used primarily for Level 1/2/3 CPU cache memory.
- **DRAM (Dynamic RAM):**
  - **Cell Structure:** Consists of a minimal **1-Transistor 1-Capacitor (1T-1C) cell**. Binary data is stored as electrostatic charge on a tiny trench or stacked MOS capacitor ($C_s \approx$ 20–40 fF).
  - **Refresh Cycle:** Sub-threshold junction leakage discharges the capacitor over time. The entire memory must be periodically read and rewritten (**refreshed every few milliseconds**) by dedicated refresh controllers.
  - **Destructive Read:** Reading transfers the tiny capacitor charge onto the bit line capacitance, altering the stored value. Every read cycle must automatically be followed by an internal precharge and write-back restoration cycle.
  - **Characteristics:** Highest packing density, lowest cost per bit, but slower access time (30–60 ns). Standard choice for computer main memory (DDR4/DDR5 SDRAM).

© Biraj

Feature	Static RAM (SRAM)	Dynamic RAM (DRAM)
Basic Storage Cell	6 Transistors (Cross-coupled inverters)	1 Transistor + 1 Storage Capacitor (1T-1C)
Storage Principle	Bi-stable latch state	Electrostatic charge on capacitor
Refresh Required?	No	Yes (periodically every 2–64 ms)
Read Operation	Non-destructive	Destructive (requires write-back)
Access Speed	Extremely Fast (1–10 ns)	Moderate (30–60 ns)
Density / Cell Area	Low density (large cell area)	Extremely High density (minimal cell area)
Power Consumption	Low static, higher dynamic	Low idle, power consumed during refresh
Primary Applications	CPU L1/L2/L3 Cache, register files	Main system RAM (PC, servers, smartphones)

2.2 Read-Only Memories (ROM) and Flash Memory

- **Mask ROM:** Data programmed permanently during IC semiconductor fabrication using customized metallization masks. Zero reprogramming capability; economical only in vast production volumes.
- **PROM (Programmable ROM):** Shipped with all bits containing intact fuses or antifuses. The user permanently programs the chip using high-voltage current pulses that blow selected fuses. One-time programmable (OTP).
- **EPROM (Erasable PROM):** Uses Floating-Gate Avalanche-injection MOS (FAMOS) transistors. Electrons injected into isolated polysilicon floating gates alter threshold voltages. Erased completely by exposing the die to strong **Ultraviolet (UV) radiation** (253.7 nm) through a transparent quartz window for 15–20 minutes. Cannot be erased in-circuit or selectively byte-erased.
- **EEPROM (Electrically Erasable PROM):** Utilizes Floating Gate Tunnel Oxide (FLOTOX) structures. Electrons are transferred to/from floating gates via **Fowler-Nordheim quantum mechanical tunneling**. Can be erased and rewritten electrically byte-by-byte in-circuit without UV light.
- **Flash Memory:** Advanced high-density EEPROM with block-level erase capability:
  - **NOR Flash:** Storage cells connected in parallel. Supports random access and execute-in-place (XIP) memory architectures. Ideal for storing microcontroller firmware and BIOS code.
  - **NAND Flash:** Storage cells connected in series strings. Provides significantly higher silicon packing density, faster write and erase cycle times, and lower cost per gigabyte. Standard technology for USB flash drives, memory cards, and Solid-State Drives (SSDs).

© Biraj

3. Programmable Logic Devices (PLDs) and FPGAs

Programmable Logic Devices are standard ICs containing reconfigurable arrays of logic gates and storage elements that allow custom digital circuits to be implemented post-fabrication.


3.1 Classification of Simple PLDs (SPLDs)

Architectural Comparison of PROM, PLA, and PAL

- **PROM as a PLD:**
  - **AND Array:** Fixed (configured as a complete k-to-2^k binary decoder generating all 2^k minterms).
  - **OR Array:** Fully Programmable.
  - *Limitation:* Fixed full decoding wastes chip area when functions require only a small subset of minterms.
- **PLA (Programmable Logic Array):**
  - **AND Array:** Fully Programmable.
  - **OR Array:** Fully Programmable.
  - *Advantage:* Maximum functional flexibility; allows sharing of product terms among multiple output functions.
  - *Drawback:* Higher internal propagation delay and complex programming hardware.
- **PAL (Programmable Array Logic):**
  - **AND Array:** Fully Programmable.
  - **OR Array:** Fixed (each OR gate is hardwired to a predetermined set of AND gate outputs).
  - *Advantage:* Faster propagation speed, simpler fabrication, and lower cost compared to PLA.

© Biraj

Architectural Comparison: PROM vs. PLA vs. PAL



3.2 Complex Programmable Logic Devices (CPLD)

A CPLD integrates multiple PAL/GAL-like **Function Blocks (Logic Array Blocks)** interconnected through a centralized, uniform **Global Interconnect Matrix (GIM)**.

- Features non-volatile EEPROM/Flash configuration storage (starts up instantly upon power application).
- Delivers predictable, deterministic pin-to-pin propagation timing delays.
- Typically contains tens to hundreds of macrocells (equivalent to 1,000 to 100,000 logic gates).

3.3 Field Programmable Gate Arrays (FPGA)

FPGAs are high-density digital ICs based on an **island-style architecture** consisting of a two-dimensional matrix of programmable logic resources:

- **Configurable Logic Blocks (CLBs):** The fundamental computational building blocks. Each CLB contains:
  - **Look-Up Tables (LUTs):** A k-input LUT is a small high-speed SRAM block ($2^k \times 1$) that implements **any arbitrary Boolean logic function of k variables** simply by loading the function's truth table truth bits into memory. The inputs serve as address lines selecting the precomputed output bit.
  - **Storage Elements:** Configurable D flip-flops / latches with clock enables, set/reset lines.
  - **Arithmetic Carry Logic:** Dedicated ultra-fast lookahead carry chains for high-speed addition.
  - **Multiplexers:** Wide multiplexers for combining multiple LUT outputs.
- **Programmable Interconnects:** Segmented horizontal and vertical routing channels joined at programmable **Switch Boxes** and **Connection Boxes**.
- **Input/Output Blocks (IOBs):** Configurable bidirectional input/output buffers surrounding the periphery, supporting multiple I/O standards (LVTTL, LVCMOS, differential signaling).

© Biraj

- **Specialized Hardware Blocks:** Modern FPGAs embed dedicated DSP slices (hardwired MAC units), dual-port block RAMs (BRAM), PLLs/DCMs, and high-speed transceivers.

Feature	CPLD	FPGA
Architecture	Coarse-grained (PAL-like function blocks)	Fine-grained (2D array of CLBs and LUTs)
Configuration Memory	Non-volatile (Internal Flash/EEPROM)	Volatile (SRAM-based, requires boot ROM)
Boot-up Time	Instant-on upon power application	Requires configuration bitstream loading
Interconnect	Global interconnect matrix (Centralized)	Segmented channels and switch matrices
Timing Predictability	Deterministic, fixed pin-to-pin delay	Variable, placement and routing dependent
Density / Logic Capacity	Low to moderate ($< 10{,}000$ macrocells)	Extremely High (Millions of system gates)
Typical Applications	Glue logic, boot controllers, address decoders	DSP, telecommunications, AI acceleration, ASIC prototyping

4. Digital-to-Analog Converters (DAC)

A DAC translates an n-bit binary digital word $D = b_1 2^{-1} + b_2 2^{-2} + \cdots + b_n 2^{-n}$ into a proportional analog voltage or current.

4.1 DAC Specifications

- **Resolution:** The number of input bits (n), or the smallest output voltage increment (step size):

$$\text{Step Size} = \frac{V_{FS}}{2^n - 1} \approx \frac{V_{\text{ref}}}{2^n} \tag{11}$$

- **Settling Time:** The time elapsed from an input code transition until the analog output settles to within $\pm\frac{1}{2}$ LSB of its final value.
- **Linearity Errors:** Integral Non-Linearity (INL) and Differential Non-Linearity (DNL).
- **Monotonicity:** A DAC is monotonic if its output voltage never decreases when the input digital code increases.

4.2 Binary-Weighted Resistor DAC

Uses an inverting operational amplifier summing configuration with binary-weighted input resistors:

$$R_1 = R, \quad R_2 = 2R, \quad R_3 = 4R, \quad \ldots, \quad R_n = 2^{n-1}R \tag{12}$$

© Biraj

The output analog voltage is given by:

$$V_o = -I_T R_f = -V_{\text{ref}} \frac{R_f}{R} \left(\frac{b_1}{2^1} + \frac{b_2}{2^2} + \frac{b_3}{2^4} + \cdots + \frac{b_n}{2^n} \right) \tag{13}$$

Major Drawbacks:

1. **Wide Range of Resistance Values:** For an 8-bit DAC, the resistor ratio is $2^7 : 1 = 128 : 1$; for a 16-bit DAC, it reaches $32{,}768 : 1$.
2. Extremely difficult to fabricate widely disparate, tightly matched resistors with identical temperature coefficients on an integrated circuit die.
3. The MSB resistor (R) draws significantly higher current than the LSB resistor, causing uneven thermal dissipation.


4.3 R-$2R$ Ladder DAC

The R-$2R$ ladder DAC overcomes all drawbacks of the binary-weighted design by requiring **only two distinct resistor values** (R **and** $2R$) regardless of resolution n.

Thevenin Resistance Principle of the R-$2R$ Ladder

At every ladder node, the equivalent resistance looking toward the terminating end or down any branch is always exactly R. At each junction, the incoming current splits evenly in half (50% down the branch through $2R$, and 50% onward through R).

4-Bit R-$2R$ Ladder DAC Circuit Architecture



For an n-bit R-$2R$ ladder DAC, the analog output voltage is:

$$V_o = -V_{\text{ref}} \frac{R_f}{R} \sum_{i=1}^{n} \frac{b_i}{2^i} = -V_{\text{ref}} \left(\frac{b_1}{2} + \frac{b_2}{4} + \cdots + \frac{b_n}{2^n} \right) \quad (\text{when } R_f = R) \tag{14}$$

Key Advantages:

- Requires only two values: R and $2R$.
- Highly practical for monolithic semiconductor IC fabrication using thin-film laser-trimmed resistors.
- Easily scalable to high bit-resolutions (12, 16, or 24 bits).

© Biraj

5. Analog-to-Digital Converters (ADC)

An ADC converts a continuous-time, continuous-amplitude analog voltage V_{in} into a discrete n-bit digital code via three sequential steps: **Sampling, Quantization, and Binary Encoding**.

5.1 Quantization Error and ADC Dynamic Range

The ideal quantization step size is $\Delta = \frac{V_{FS}}{2^n - 1}$. The maximum inherent quantization uncertainty is:

$$Q_e = \pm \frac{\Delta}{2} \tag{15}$$

The theoretical Signal-to-Quantization-Noise Ratio (SQNR) for a full-scale sinusoidal input is:

$$\text{SQNR} = 6.02n + 1.76 \text{ dB} \tag{16}$$

Every added bit of resolution improves dynamic range by approximately 6 dB.

5.2 Flash (Simultaneous / Parallel) ADC

The Flash ADC is the **fastest possible ADC architecture**.

- **Architecture:** Contains a precision reference voltage divider of 2^n identical resistors generating $2^n - 1$ reference thresholds, $2^n - 1$ analog comparators operating in parallel, and a priority encoder.
- **Operation:** All $2^n - 1$ comparators simultaneously compare V_{in} against their assigned reference levels in a single clock cycle, generating a thermometer code which is converted to binary by the priority encoder.
- **Conversion Time:** Strictly 1 clock cycle ($O(1)$ time complexity, typically $<$ 1–5 ns).
- **Limitation:** Circuit hardware grows exponentially ($2^n - 1$ comparators). An 8-bit Flash ADC requires 255 comparators; a 10-bit converter requires 1,023 comparators, resulting in huge silicon area and excessive power consumption.

5.3 Successive Approximation Register (SAR) ADC

The SAR ADC utilizes a **binary search algorithm** to systematically approximate the input voltage bit by bit from MSB down to LSB using a single comparator and an internal DAC.

1. **Cycle 1:** The SAR sets the MSB ($b_1 = 1$, all others 0). The DAC generates $V_{\text{DAC}} = \frac{1}{2}V_{\text{ref}}$.
2. If $V_{in} > V_{\text{DAC}}$, the comparator output is HIGH; the MSB is retained ($b_1 = 1$). If $V_{in} < V_{\text{DAC}}$, the MSB is cleared ($b_1 = 0$).
3. **Cycle 2 to n:** The process is repeated sequentially for each successive bit ($b_2, b_3, \ldots, b_n$).
4. **Conversion Time:** Strictly constant and directly proportional to resolution:

$$T_C = n \times T_{\text{clk}} \tag{17}$$

5. **Applications:** The industry standard for medium-to-high speed (100 kSPS to 10 MSPS), 10–18 bit instrumentation, biomedical data acquisition (ECG/EEG), and microcontroller embedded ADCs.

© Biraj

5.4 Dual-Slope Integrating ADC

The Dual-Slope ADC provides the **highest accuracy and superior noise rejection** through continuous analog integration.

Dual-Slope Conversion Derivation

- **Phase 1 (Fixed-Time Run-Up):** Switch connects to V_{in} for a fixed time $T_1 = 2^n \times T_{\text{clk}}$. The integrator output ramps to a peak voltage:

$$V_{\text{peak}} = -\frac{1}{RC}\int_0^{T_1} V_{in}\, dt = -\frac{V_{in}T_1}{RC} \tag{18}$$

- **Phase 2 (Variable-Time Run-Down):** Switch connects to a negative reference $-V_{\text{ref}}$. The integrator ramps back toward zero at a constant slope:

$$V_o(t) = V_{\text{peak}} + \frac{V_{\text{ref}}t}{RC} \tag{19}$$

  When $V_o(t) = 0$ at time $t = T_2$, the comparator stops the digital counter.

- Equating integrator charges:

$$\frac{V_{in}T_1}{RC} = \frac{V_{\text{ref}}T_2}{RC} \implies T_2 = T_1\left(\frac{V_{in}}{V_{\text{ref}}}\right) \tag{20}$$

Outstanding Advantages:

- **Immune to Component Drift:** Conversion time T_2 is **entirely independent of the integration resistance R, capacitance C, and clock frequency f_{clk}** because they cancel out completely in the ratio.
- **Power-Line Noise Rejection:** By setting integration period T_1 to an exact integer multiple of the 50 Hz or 60 Hz power-line cycle (20 ms or 16.67 ms), hum and line noise integrate to identically zero.
- **Limitation:** Very slow conversion ($T_{C(\text{max})} = 2 \times 2^n \times T_{\text{clk}}$). Standard choice for precision Digital Multimeters (DMMs) and digital weigh scales.

Parameter	Flash ADC	SAR ADC	Dual-Slope ADC	Counter / Ramp ADC
Conversion Speed	Extremely Fast (1–5 ns)	Fast (1–10 μs)	Extremely Slow (10–100 ms)	Slow (Variable)
Clock Cycles	1 clock cycle ($O(1)$)	n clock cycles	Up to 2×2^n cycles	Up to 2^n cycles
Resolution	6–8 bits	8–18 bits	16–24 bits (Highest)	8–10 bits

© Biraj

Parameter (contd.)	Flash ADC	SAR ADC	Dual-Slope ADC	Counter / Ramp ADC
Hardware Cost	High ($2^n - 1$ comparators)	Moderate (1 comp, 1 DAC)	Low (1 integrator, 1 comp)	Low (1 counter, 1 DAC)
Noise Immunity	Poor	Moderate	Exceptional (50/60 Hz hum)	Poor
Typical Uses	Radar, oscilloscopes, video	Microcontrollers, DSP	DMMs, weighing scales	Low-cost sensors

6. Sample and Hold (S/H) Circuit

When converting high-frequency analog signals, any input variation during the finite conversion interval (t_c) introduces **aperture error**. A Sample-and-Hold circuit freezes the analog voltage for the duration of the ADC conversion.

6.1 Circuit Topology and Modes of Operation

A basic S/H circuit consists of an input unity-gain buffer op-amp, a high-speed analog switch (JFET or MOSFET), an ultra-low leakage **Hold Capacitor** (C_H), and an output high-input-impedance unity-gain buffer op-amp.

- **Sample (Track) Mode:** The switch is closed (ON). The hold capacitor C_H charges to follow the input analog voltage V_{in} through the switch ON resistance R_{on}.
- **Hold Mode:** The switch is opened (OFF). The charge trapped on C_H maintains the instantaneous voltage constant. The high-impedance buffer delivers this stable voltage to the ADC.

6.2 Key Dynamic Performance Parameters

- **Acquisition Time (t_{ac}):** Time required for the hold capacitor voltage to charge and settle to within a specified error band (e.g., 0.01% or $\pm\frac{1}{2}$ LSB) following a transition from hold to sample mode. Governed by switch resistance and capacitance:

$$t_{ac} \approx k \cdot R_{\text{on}} \cdot C_H \quad (\text{where } k \approx 7\text{–}9 \text{ for 12-bit accuracy}) \tag{21}$$

- **Aperture Time (t_{ap}):** The finite delay between the initiation of the hold command and the effective physical opening of the sampling switch.
- **Aperture Jitter (t_j):** The sample-to-sample statistical timing uncertainty in switch opening. The maximum input signal frequency before aperture jitter exceeds 1 LSB is:

$$f_{\text{max}} = \frac{1}{2\pi \cdot t_j \cdot 2^n} \tag{22}$$

- **Droop Rate ($\frac{dV}{dt}$):** The rate at which the output voltage drifts during hold mode due to capacitor discharge through parasitic leakage currents:

$$\text{Droop Rate} = \frac{I_{\text{leak}}}{C_H} \tag{23}$$

© Biraj

- **Trade-off in Sizing C_H:** A large C_H reduces droop rate but increases acquisition time; a small C_H accelerates acquisition but degrades droop performance.

© Biraj

Quick Revision — Module 3

Digital Logic Families, Memories, PLDs & Data Converters | EC302

Key Formulas and Metrics at a Glance

Propagation Delay (t_{pd})	$t_{pd} = \frac{t_{PLH}+t_{PHL}}{2}$
Power-Delay Product (PDP)	$\text{PDP} = P_D \times t_{pd}$
CMOS Dynamic Power	$P_{\text{dyn}} = \alpha \cdot C_L \cdot V_{DD}^2 \cdot f$
High-State Noise Margin (NM_H)	$NM_H = V_{OH(\text{min})} - V_{IH(\text{min})}$
Low-State Noise Margin (NM_L)	$NM_L = V_{IL(\text{max})} - V_{OL(\text{max})}$
Pull-Up Resistor Minimum	$R_{P(\text{min})} = \frac{V_{CC}-V_{OL(\text{max})}}{I_{OL(\text{max})}-N\cdot I_{IL(\text{max})}}$
DAC Voltage Resolution	$\text{Step Size} = \frac{V_{FS}}{2^n-1}$
R-$2R$ Ladder Output Voltage	$V_o = -V_{\text{ref}}\frac{R_f}{R}\sum_{i=1}^{n}\frac{b_i}{2^i}$
SAR ADC Conversion Time	$T_C = n \times T_{\text{clk}}$
Flash ADC Conversion Time	$T_C = 1 \times T_{\text{clk}}$ $\quad (2^n - 1$ comparators$)$
Dual-Slope Integration Relation	$T_2 = T_1 \cdot \left(\frac{V_{in}}{V_{\text{ref}}}\right)$ $\quad$ (independent of R, C, f_{clk})

One-Line Definitions

- **Noise Margin:** The maximum noise voltage amplitude that can be added to an input signal without corrupting the recognized logic level.
- **Totem-Pole Output:** An active BJT push-pull output driver providing low impedance during both pull-up and pull-down transitions.
- **ECL Logic Family:** Non-saturating BJT current-steering logic that avoids saturation charge storage to achieve sub-nanosecond speeds.
- **Static RAM (SRAM):** Volatile memory storing data in bi-stable cross-coupled CMOS inverters requiring no periodic refresh.
- **Dynamic RAM (DRAM):** Volatile memory storing data as charge on a 1T-1C capacitor requiring periodic refresh cycles.
- **Look-Up Table (LUT):** An SRAM-based truth table in an FPGA that realizes any arbitrary k-variable logic function.
- **Flash ADC:** A parallel ADC utilizing $2^n - 1$ simultaneous comparators to perform conversions in a single clock cycle.
- **Dual-Slope ADC:** An integrating ADC whose conversion is independent of R, C, and clock frequency, offering high noise rejection.

© Biraj

- **SAR ADC:** An analog-to-digital converter that determines binary bits sequentially via a binary search algorithm in n cycles.
- **Droop Rate:** The rate of voltage decay across the hold capacitor in a Sample-and-Hold circuit caused by parasitic leakage.

Frequently Asked / Viva Questions

Q1. Why can totem-pole TTL outputs not be connected in a wired-AND configuration?

If one gate asserts HIGH and the other LOW, a direct low-resistance short circuit from V_{CC} to ground through Q_3 and Q_4 occurs, producing damaging current spikes and destruction.

Q2. Why is ECL significantly faster than TTL?

ECL operates BJTs strictly in the non-saturating active region using a differential current-steering switch. Eliminating saturation eliminates base minority carrier storage time ($t_s = 0$).

Q3. Why does static CMOS consume virtually zero power at DC?

For any stable logic input, either the PMOS pull-up network or the NMOS pull-down network is completely turned OFF, cutting off any direct path between V_{DD} and ground.

Q4. Why must PMOS transistors be made wider than NMOS in CMOS inverters?

Because electron mobility in silicon is approximately 2.5 times higher than hole mobility ($\mu_n \approx 2.5\mu_p$). PMOS width must be scaled by $2.5\times$ to equalize drive currents.

Q5. Why does DRAM require periodic refreshing while SRAM does not?

DRAM stores data as charge on tiny capacitors ($C_s \approx 30$ fF) which leak through semiconductor junctions within milliseconds. SRAM uses cross-coupled active latching inverters.

Q6. Explain the functional architectural difference between PLA and PAL.

A PLA features both programmable AND and programmable OR arrays, offering maximum term sharing. A PAL has a programmable AND array and a fixed OR array, offering faster speed and simpler structure.

Q7. What is a Look-Up Table (LUT) in an FPGA?

An LUT is a small SRAM block storing the truth table values of a logic function. For a 4-input LUT, 4 input lines act as addresses selecting 1 of 16 stored output bits.

Q8. Why is an R-$2R$ ladder DAC preferred over a binary-weighted resistor DAC?

An R-$2R$ ladder requires only two resistor values (R and $2R$) regardless of bit resolution, avoiding the fabrication of massive, tightly matched resistor ranges.

© Biraj

Frequently Asked / Viva Questions (contd.)

Q9. How many comparators are required for an 8-bit Flash ADC?

An 8-bit Flash ADC requires $2^8 - 1 = 255$ parallel comparators.

Q10. Why is conversion time constant in a SAR ADC regardless of input voltage?

Because a SAR ADC always executes a fixed n-step binary search sequence, testing one bit per clock cycle from MSB to LSB.

Q11. Why is the Dual-Slope ADC immune to variations in resistance and capacitance?

Because the integrator component values R and C appear identically in both the run-up and run-down equations and cancel out completely in the ratio $T_2 = T_1(V_{in}/V_{\text{ref}})$.

Q12. What causes aperture jitter in a Sample-and-Hold circuit, and why is it problematic?

Aperture jitter is the sample-to-sample statistical variation in the switch opening moment, which introduces phase noise and voltage errors when sampling fast-changing analog signals.

Summary Matrix: Comparison of ADC Architectures

Metric	Flash ADC	SAR ADC	Dual-Slope ADC
Conversion Time (T_C)	1 clock cycle ($O(1)$)	n clock cycles ($O(n)$)	Up to 2^{n+1} cycles ($O(2^n)$)
Relative Speed	Ultra-fast (>1 GSPS)	Medium-high (100 kSPS–10 MSPS)	Very slow (10–100 SPS)
Hardware Complexity	Exponential ($2^n - 1$ comparators)	Moderate (1 comp, 1 DAC, SAR)	Minimal (1 integrator, 1 comp)
Resolution Limits	6–8 bits (rarely 10)	8–18 bits	16–24 bits (Extreme precision)
Noise Rejection	Poor	Moderate	Superb (line hum canceling)
Dominant Usage	Oscilloscopes, SDR, radar	Embedded MCUs, audio, DSP	Digital multimeters, scales

© Biraj